

Fig. 1

Prior Art





Fig. 3






Fig. 2

Fig. 4




Fig. 5




Fig. 6




Fig. 7

700





Fig. 8






Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14




Fig. 15




Fig. 16

1300 ↘

| | | | | | | | | | | |
|-------|---|---|---|---|---|----|----|-------|----|--|
| | 0 | 2 | 4 | 6 | 8 | 10 | 12 | 14 | 16 | |
| A | 0 | | | | | | | | | |
| B | | | | 0 | | | | [0] 1 | | |
| C | | | | | | | | [0] 2 | 0 | |
| Trans | | | | | | | | 0 | | |

Fig. 17

1300 ↘


| | | | | | | | | | |
|-----------|---|---|---|---|---|----|----|-------|----|
| | 0 | 2 | 4 | 6 | 8 | 10 | 12 | 14 | 16 |
| (0) A | 0 |  | | | | | | | |
| (1) B | | | | 0 | | | | [0] 1 | |
| (2) C | | | | | | | | [0] 2 | 0 |
| (3) Trans | | | | | | | | 0 | |

Fig. 18




Fig. 19




Fig. 20

2100 ↗




Fig. 21

2200 →

| | | | | | | | | | | | |
|----|---|---|---|-------|---|----|----|----|----|--|--|
| | 0 | 2 | 4 | 6 | 8 | 10 | 12 | 14 | 16 | | |
| A | 0 | | | | | | | | | | |
| B | | | | [0] 1 | | | | | | | |
| Fx | | | | 0 | | | | | | | |

Fig. 22

2200 →

| | | | | | | | | | | |
|--------|---|---|-------|---|---|----|-------|----|----|--|
| | 0 | 2 | 4 | 6 | 8 | 10 | 12 | 14 | 16 | |
| (0) A | 0 | | | | | | | | | |
| (1) B | | | [0] 1 | | | | | | | |
| (2) Fx | | | 0 | | | | [0] 2 | | | |
| (3) C | | | | | | | [0] 3 | 0 | | |
| (4) T | | | | | | | 0 | | | |

Fig. 23




Fig. 24




Fig. 27




Fig. 28




Fig. 29




Fig. 30

| | | | | | | | | | | |
|---|---|---|---|---|---|----|----|----|----|--|
| | 0 | 2 | 4 | 6 | 8 | 10 | 12 | 14 | 16 | |
| A | 0 | | | | | | | | | |

Fig. 32

Diagram illustrating a 16-bit bus system with two 8-bit registers, A and B. The bus is labeled with bit positions 0 through 16. Register A contains the value 0, and Register B contains the value 0.

Fig. 32

| | 0 | 2 | 4 | 6 | 8 | 10 | 12 | 14 | 16 | | | |
|---|---|---|---|---|---|----|----|----|----|--|--|--|
| A | 0 | | | | | | | | | | | |
| B | | | | | 0 | | | | | | | |
| C | | | | | | | | | 0 | | | |

Fig. 33

| | 0 | 2 | 4 | 6 | 8 | 10 | 12 | 14 | 16 | | | | | |
|----|---|---|---|---|---|----|----|----|----|--|--|--|---|--|
| A | 0 | | | | | | | | | | | | | |
| B | | | | 0 | | | | | | | | | | |
| C | | | | | | | | | 0 | | | | | |
| T2 | | | | | | | | | | | | | 0 | |

Fig. 34




Fig. 35




Fig. 36




Fig. 37




Fig. 38




Fig. 38a




Fig. 39